



# 正基科技股份有限公司

## SPECIFICATION

**PRODUCT NAME** : AP6281S

**REVISION** : 0.7

**DATE** : Mar. 21<sup>st</sup>, 2023

Customer APPROVED	
Company	
Representative Signature	

PREPARED	REVIEW			APPROVED	DCC ISSUE
	PM	QA	ET		





正基科技股份有限公司



# AP6281S

## Data Sheet

Address:

8F, No.15-1, Zhonghua Road, Hsinchu Industrial Park, Hukou, Hsinchu,  
Taiwan, 30352

Website: <http://www.ampak.com.tw/>



# Revision

Revision	Date	Description	Revised By
0.1	2021/12/10	-- Preliminary release	Ares
0.2	2022/04/22	--Update Dimension	Ares
0.3	2022/05/18	--Update Pin define	Ares
0.4	2022/06/08	--Update 5G/6G specification.	Ares
0.5	2023/02/15	--Updated 2/5/6G RF performance	Ares
0.6	2023/03/01	--Updated 6G RF performance	Ares
0.7	2023/03/021	--Updated 6G band	Ares

# Contents


<b>Revision .....</b>	<b>1</b>
<b>1. Introduction .....</b>	<b>2</b>
1.1 Overview .....	2
1.2 Product Features .....	3
<b>2. General Specification .....</b>	<b>4</b>
2.1 General Specification .....	4
2.2 DC Characteristics .....	4
2.2.1 Absolute Maximum Ratings .....	4
2.2.2 Recommended Operating Rating .....	5
<b>3. Wi-Fi RF Specification .....</b>	<b>6</b>
3.1 2.4GHz RF Specification .....	6
3.2 5 GHz RF Specification .....	9
3.3 6GHz RF Specification .....	22
<b>4. Bluetooth Specification .....</b>	<b>25</b>
4.1 Bluetooth Specification .....	25
<b>5. Pin Definition .....</b>	<b>26</b>
5.1 Pin Outline .....	26
5.2 Pin Assignment .....	27
<b>6. Dimensions .....</b>	<b>29</b>
6.1 Module Dimensions .....	29
6.2 Recommended footprint .....	30
<b>7. External clock reference .....</b>	<b>31</b>
<b>8. Host Interface Timing Diagram .....</b>	<b>32</b>
8.1 Power-up Sequence Timing Diagram .....	32
8.2 SDIO Interface Description .....	34
8.3 PCM Interface Description .....	41
8.4 UART Interface Description .....	47
<b>9. Recommended Reflow Profile .....</b>	<b>49</b>
<b>10. Package Information .....</b>	<b>50</b>
10.1 Label .....	50
10.2 Dimension .....	51
10.3 MSL Level / Storage Condition .....	53

# 1. Introduction

## 1.1 Overview

The AMPAK Technology® AP6281S is a fully Wi-Fi 6E and Bluetooth functionalities module with seamless roaming capabilities and advance security, also it can associate with different vendors' Wi-Fi 6E or legacy Access Points / Routers and run up to PHY rate of 600Mbps with single stream. Furthermore AP6281S included SDIO v3.0 interfaces by proper setting for Wi-Fi, UART/ PCM interface for Bluetooth.

In addition, this compact module is a total solution for a combination of Wi-Fi + BT technologies. The module is specifically developed for tablet, OTT box and portable & mobile devices.



## 1.2 Product Features

### IEEE 802.11 Key Features

- 802.11ax/ac/a/b/g/n compliant
- Radio band support for 2.4 / 5 / 6 GHz band including 6GHz UNII-5,6,7,8
- Support 802.11ax & legacy for 2.4 / 5 GHz band
- Support 802.11ax only for 6GHz band
- Lead-free & Halogen-free design which is compliant with ROHS requirements.
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency.
- Single-stream spatial multiplexing up to 600 Mbps data rate.
- 20, 40, 80 MHz bandwidth channels with optional SGI (1024 QAM modulation) for 5 / 6 GHz bands
- 20MHz channels for 2.4 GHz band with optional SGI (1024 QAM modulation)
- Supports standard SDIO v3.0/v2.0.

### Bluetooth Key Feature

- BT host digital interface:
  - HCI UART (up to 4 Mbps)
  - PCM for audio data
- Complies with Bluetooth Core Specification Version 5.3 with provisions for supporting future specifications. With Bluetooth Class 1 or Class2 transmitter operation.
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive frequency hopping (AFH) for reducing radio frequency interference.  
A simplified block diagram of the module is depicted in the figure above.
- BT Core Specification Version 5.3, including the following support:
  - Low energy(LE) isochronous channels
  - LE power control
  - LE enhanced connection update
  - LE channel classification
  - LE audio

## 2. General Specification

### 2.1 General Specification

Model Name	AP6281S
Product Description	1T1R 802.11 a/b/g/n/ac/ax Wi-Fi 6E + BT 5.3 Module
Dimension	L x W : 12 x 12 (typical) mm · H : 1.95 (Maximum) mm
WiFi Interface	Support SDIO V3.0/ 2.0
BT Interface	UART / PCM
Operating temperature	-30°C to 85°C
Storage temperature	-40°C to 125°C
Humidity	Operating Humidity 10% to 95% Non-Condensing

Note: The optimal RF performance specified in the data sheet, however, is guaranteed only -10 °C to +55 °C and 3.2V < VBAT < 3.8V without derating performance.

### 2.2 DC Characteristics

#### 2.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	3.0	5.25	V
VDDIO	Digital/Bluetooth/SDIO/ I/O Voltage	1.62	1.95	V

Note : RF performance is optimal for 3.2V ≤ VBAT ≤ 5.0V. For 2.5 V ≤ VBAT ≤ 3.2V, device radios will operate but RF performance will degrade.

## 2.2.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

Voltage rails	Min.	Typ.	Max.	Unit
VBAT	3.2	3.3	3.8	V
VDDIO	1.62	1.8	1.98	V

VBAT current consumption 1000mA(Peak), when VBAT = 3.3V

The module requires two power supplies: other Digital I/O Pins.

For VDDIO=1.8V	Min.	Max.	Unit
Input high voltage	0.65 x VDDIO	NA	V
Input low voltage	NA	0.35 x VDDIO	V
Output high voltage @ 2mA	VDDIO – 0.4	NA	V
Output low voltage @ 2mA	NA	0.4	V



## 3. Wi-Fi RF Specification

### 3.1 2.4GHz RF Specification

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description				
<b>WLAN Standard</b>	IEEE 802.11 b/g/n/ax & Wi-Fi compliant				
<b>Frequency Range</b>	2.400 GHz ~ 2.4835 GHz (2.4GHz ISM Band)				
<b>Number of Channels</b>	2.4GHz : Ch1 ~ Ch13				
<b>Modulation</b>	802.11b : DQPSK 、 DBPSK 、 CCK 802.11g/n : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ax : OFDMA /256-QAM 、 64-QAM 、 16-QAM 、 QPSK 、 BPSK				
<b>Output Power , tolerance <math>\pm 1.5</math> dB</b>					
<b>The transmit EVM quality &amp; spectrum mask are compliant with IEEE 802.11 standard</b>					
802.11b	1Mbps	2Mbps	5.5Mbps	11Mbps	
	19	19	19	19	
802.11g	6 、 9Mbps	12 、 18Mbps	24Mbps	36Mbps	48Mbps
	19	19	19	18	18
	54Mbps				
	18				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	19	19	18	18	18
	MCS7				
	18				
802.11ax 20MHz	HE0~2	HE3	HE4	HE5	HE6
	19	19	18	18	18
	HE7	HE8	HE9	HE10	HE11
	18	18	18	17.5	17.5

	Dara rate	Tones	Spec.(dBm)	Dara rate	Tones	Spec.(dBm)
	802.11ax_20MHz SISO_OFDMA	HE0	26	19	HE6	26
52			19	52		18
106			19	106		18
242			19	242		18
HE1~2		26	19	HE7	26	18
		52	19		52	18
		106	19		106	18

	HE3	242	19	HE8	242	18
		26	19		26	18
		52	19		52	18
		106	19		106	18
		242	19		242	18

802.11ax_20MHz SISO_OFDMA	HE4	26	18	HE9	26	18
		52	18		52	18
		106	18		106	18
		242	18		242	18
	HE5	26	18	HE10	26	17.5
		52	18		52	17.5
		106	18		106	17.5
		242	18		242	17.5
	X			HE11	26	17.5
					52	17.5
					106	17.5
					242	17.5

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

Sensitivity, tolerance $\pm 2$ dB				
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$				
802.11b	Data Rate	Spec.(dBm)		
	1Mbps	-96		
	2Mbps	-90		
	5.5Mbps	-88		
	11Mbps	-87		
802.11g	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-91	24Mbps	-83
	9Mbps	-88	36Mbps	-80
	12Mbps	-87	48Mbps	-76
	18Mbps	-85	54Mbps	-73
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-90	MCS4	-77
	MCS1	-85	MCS5	-75
	MCS2	-84	MCS6	-72
	MCS3	-80	MCS7	-71
802.11ax_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-90	HE6	-72

	<b>HE1</b>	-85	<b>HE7</b>	-71
	<b>HE2</b>	-84	<b>HE8</b>	-69
	<b>HE3</b>	-80	<b>HE9</b>	-68
	<b>HE4</b>	-77	<b>HE10</b>	-67
	<b>HE5</b>	-75	<b>HE11</b>	-66
<b>Maximum Input Level</b>	802.11b : -10 dBm			
	802.11g/n/ax : -20 dBm			

## 3.2 5 GHz RF Specification

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description				
<b>WLAN Standard</b>	IEEE 802.11a/n/ac/ax & Wi-Fi compliant				
<b>Frequency Range</b>	5.15~5.35GHz 、 5.47~5.725GHz 、 5.725~5.85GHz (5GHz UNII Band)				
<b>Number of Channels</b>	5.15~5.35GHz : Ch36 ~ Ch64 5.47~5.725GHz : Ch100 ~ Ch140 5.725~5.85GHz : Ch149 ~ Ch165				
<b>Modulation</b>	802.11a : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11n : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ac : OFDM /256-QAM 、 64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ax : OFDMA /1024-QAM 、 256-QAM 、 64-QAM 、 16-QAM 、 QPSK 、 BPSK				
<b>Output Power , tolerance <math>\pm 2</math> dB</b>					
<b>The transmit EVM quality &amp; spectrum mask are compliant with IEEE 802.11 standard</b>					
802.11a	Frequency (MHz)	6~9Mbps	12~18Mbps	24Mbps	36Mbps
	5150~5350	17.5	17.5	17.5	16
	5470~5720	17.5	17.5	17.5	16
	5725~5845	17.5	17.5	17.5	16
	Frequency (MHz)	48Mbps	54Mbps		
	5150~5350	16	16		
	5470~5720	16	16		
	5725~5845	16	16		
802.11n 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	17.5	17.5	16	16
	5470~5720	17.5	17.5	16	16
	5725~5845	17.5	17.5	16	16
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	15	15		
	5470~5720	15	15		
	5725~5845	15	15		

802.11n 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	17.5	17.5	16	16
	5470~5720	17.5	17.5	16	16
	5725~5845	17.5	17.5	16	16
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	15	15		
	5470~5720	15	15		
	5725~5845	15	15		
802.11ac 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	17.5	17.5	16	16
	5470~5720	17.5	17.5	16	16
	5725~5845	17.5	17.5	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	
	5150~5350	15	15	14	
	5470~5720	15	15	14	
	5725~5845	15	15	14	
802.11ac 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	17.5	17.5	16	16
	5470~5720	17.5	17.5	16	16
	5725~5845	17.5	17.5	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	15	15	14	14
	5470~5720	15	15	14	14
	5725~5845	15	15	14	14
802.11ac 80MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	17	17	16	16
	5470~5720	17	17	16	16
	5725~5845	17	17	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	15	14.5	14	13.5
	5470~5720	15	14.5	14	13.5
	5725~5845	15	14.5	14	13.5

802.11ax 20MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	17.5	17.5	16	16
	5470~5720	17.5	17.5	16	16
	5725~5845	17.5	17.5	16	16
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	15	15	14	14
	5470~5720	15	15	14	14
	5725~5845	15	15	14	14
	Frequency (MHz)	HE10	HE11		
	5150~5350	13.5	13		
	5470~5720	13.5	13		
	5725~5845	13.5	13		
	802.11ax 40MHz	Frequency (MHz)	HE0~2	HE3	HE4
5150~5350		17.5	17.5	16	16
5470~5720		17.5	17.5	16	16
5725~5845		17.5	17.5	16	16
Frequency (MHz)		HE6	HE7	HE8	HE9
5150~5350		15	15	14	14
5470~5720		15	15	14	14
5725~5845		15	15	14	14
Frequency (MHz)		HE10	HE11		
5150~5350		13	12.5		
5470~5720		13	12.5		
5725~5845		13	12.5		

<b>802.11ax 80MHz</b>	<b>Frequency (MHz)</b>	<b>HE0~2</b>	<b>HE3</b>	<b>HE4</b>	<b>HE5</b>
	<b>5150~5350</b>	17	17	16	16
	<b>5470~5720</b>	17	17	16	16
	<b>5725~5845</b>	17	17	16	16
	<b>Frequency (MHz)</b>	<b>HE6</b>	<b>HE7</b>	<b>HE8</b>	<b>HE9</b>
	<b>5150~5350</b>	15	14.5	14	13.5
	<b>5470~5720</b>	15	14.5	14	13.5
	<b>5725~5845</b>	15	14.5	14	13.5
	<b>Frequency (MHz)</b>	<b>HE10</b>	<b>HE11</b>		
	<b>5150~5350</b>	12.5	12		
	<b>5470~5720</b>	12.5	12		
	<b>5725~5845</b>	12.5	12		

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

	Dara rate	Tones	Frequency	Spec.(dBm)					
802.11ax_20MHz	HE0~2	26	5150~5350	17.5					
			5470~5720	17.5					
			5725~5845	17.5					
		52	106	242	5150~5350	17.5			
					5470~5720	17.5			
					5725~5845	17.5			
		HE3~4	26	52	106	242	5150~5350	16	
							5470~5720	16	
							5725~5845	16	
			HE5~7	26	52	106	242	5150~5350	15
								5470~5720	15
								5725~5845	15
	52			106	242	5150~5350	15		
						5470~5720	15		
						5725~5845	15		
	106			242	5150~5350	15			
					5470~5720	15			
					5725~5845	15			



	HE8~9	26	5150~5350	14
			5470~5720	14
			5725~5845	14
		52	5150~5350	14
			5470~5720	14
			5725~5845	14
		106	5150~5350	14
			5470~5720	14
			5725~5845	14
		242	5150~5350	14
			5470~5720	14
			5725~5845	14
	HE10~11	242	5150~5350	13
			5470~5720	13
			5725~5845	13

	Dara rate	Tones	Frequency	Spec.(dBm)	
802.11ax_40MHz	HE0~2	26	5150~5350	17.5	
			5470~5720	17.5	
			5725~5845	17.5	
		52	106	5150~5350	17.5
				5470~5720	17.5
				5725~5845	17.5
		242	484	5150~5350	17.5
				5470~5720	17.5
				5725~5845	17.5
		HE3~4	26	5150~5350	16
				5470~5720	16
				5725~5845	16
	52		106	5150~5350	16
				5470~5720	16
				5725~5845	16
	242		484	5150~5350	16
				5470~5720	16
				5725~5845	16
	HE5~7		26	5150~5350	15
				5470~5720	15
				5725~5845	15
		52	5150~5350	15	
			5470~5720	15	
			5725~5845	15	

		106	5150~5350	15	
			5470~5720	15	
			5725~5845	15	
		242	5150~5350	15	
			5470~5720	15	
			5725~5845	15	
		484	5150~5350	15	
			5470~5720	15	
			5725~5845	15	
	HE8~9	26	5150~5350	14	
			5470~5720	14	
			5725~5845	14	
		52	5150~5350	14	
			5470~5720	14	
			5725~5845	14	
		106	5150~5350	14	
			5470~5720	14	
			5725~5845	14	
		242	5150~5350	14	
			5470~5720	14	
			5725~5845	14	
		484	5150~5350	14	
			5470~5720	14	
			5725~5845	14	
		HE10~11	242	5150~5350	12.5
				5470~5720	12.5
				5725~5845	12.5
484	5150~5350		12.5		
	5470~5720		12.5		
	5725~5845		12.5		

	Dara rate	Tones	Frequency	Spec.(dBm)
802.11ax_80MHz	HE0~2	26	5150~5350	17
			5470~5720	17
			5725~5845	17
		52	5150~5350	17
			5470~5720	17
			5725~5845	17
		106	5150~5350	17
			5470~5720	17
			5725~5845	17
		242	5150~5350	17
			5470~5720	17
			5725~5845	17
		484	5150~5350	17
			5470~5720	17
			5725~5845	17
		996	5150~5350	17
			5470~5720	17
			5725~5845	17
	HE3~4	26	5150~5350	16
			5470~5720	16
			5725~5845	16
		52	5150~5350	16
			5470~5720	16
			5725~5845	16
		106	5150~5350	16
			5470~5720	16
			5725~5845	16
242		5150~5350	16	
		5470~5720	16	
		5725~5845	16	
484		5150~5350	16	
		5470~5720	16	
		5725~5845	16	
996		5150~5350	16	
		5470~5720	16	
		5725~5845	16	

	HE5~7	26	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
		52	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
		106	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
		242	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
		484	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
		996	5150~5350	14.5
			5470~5720	14.5
			5725~5845	14.5
	HE8~9	26	5150~5350	13.5
			5470~5720	13.5
			5725~5845	13.5
		52	5150~5350	13.5
			5470~5720	13.5
			5725~5845	13.5
		106	5150~5350	13.5
			5470~5720	13.5
			5725~5845	13.5
		242	5150~5350	13.5
			5470~5720	13.5
			5725~5845	13.5
484		5150~5350	13.5	
		5470~5720	13.5	
		5725~5845	13.5	
996		5150~5350	13.5	
		5470~5720	13.5	
		5725~5845	13.5	
HE10~11	242	5150~5350	12	
		5470~5720	12	

			5725~5845	12
		484	5150~5350	12
			5470~5720	12
			5725~5845	12
		996	5150~5350	12
			5470~5720	12
			5725~5845	12

Sensitivity, tolerance $\pm 1.5$ dB				
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$				
802.11a	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-90	24Mbps	-83
	9Mbps	-90	36Mbps	-80
	12Mbps	-88	48Mbps	-75
	18Mbps	-86	54Mbps	-73
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-90	MCS4	-79
	MCS1	-88	MCS5	-76
	MCS2	-86	MCS6	-73
	MCS3	-83	MCS7	-72
802.11n_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS4	-77
	MCS1	-86	MCS5	-72
	MCS2	-83	MCS6	-70
	MCS3	-80	MCS7	-69
802.11ac_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-90	MCS5	-75
	MCS1	-88	MCS6	-73
	MCS2	-86	MCS7	-70
	MCS3	-83	MCS8	-68
	MCS4	-79		
802.11ac_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS5	-72
	MCS1	-86	MCS6	-70
	MCS2	-83	MCS7	-69
	MCS3	-80	MCS8	-65
	MCS4	-76	MCS9	-64
802.11ac_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-85	MCS5	-68
	MCS1	-82	MCS6	-67
	MCS2	-79	MCS7	-65
	MCS3	-76	MCS8	-62
	MCS4	-73	MCS9	-61

802.11ax_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-90	HE6	-73
	HE1	-88	HE7	-70
	HE2	-86	HE8	-68
	HE3	-83	HE9	-64
	HE4	-79	HE10	-59
	HE5	-75	HE11	-57
802.11ax_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-88	HE6	-70
	HE1	-86	HE7	-69
	HE2	-83	HE8	-65
	HE3	-80	HE9	-64
	HE4	-76	HE10	-60
	HE5	-72	HE11	-55
802.11ax_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-67
	HE1	-82	HE7	-65
	HE2	-79	HE8	-62
	HE3	-76	HE9	-61
	HE4	-73	HE10	-57
	HE5	-68	HE11	-53
Maximum Input Level	802.11a/n/ac/ax : -30 dBm			



### 3.3 6GHz RF Specification

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description				
WLAN Standard	IEEE 802.11ax				
Frequency Range	5.955~6.415GHz、6.435~6.515GHz、6.535~6.855GHz、6.875~7.115GHz (6GHz UNII Band)				
Number of Channels	5935~5425MHz : Ch191 ~ Ch283 6425~6525GHz : Ch287 ~ Ch303、6.535~6.855GHz : Ch307~371 6.875~7.115GHz : Ch375~423				
Modulation	802.11ax : OFDMA /1024-QAM、256-QAM、64-QAM、16-QAM、QPSK、BPSK				
<b>Output Power , tolerance <math>\pm 2</math> dB</b>					
<b>The transmit EVM quality &amp; spectrum mask are compliant with IEEE 802.11 standard</b>					
802.11ax 20MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	17	17	16	16
	6435~6525	17	17	16	16
	6535~6855	16.5	16.5	15.5	15.5
	6875~7115	16	16	15.5	15.5
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	15	15	14	14
	6435~6525	15	15	14	14
	6535~6855	14.5	14.5	13.5	13.5
	6875~7115	14.5	14.5	13.5	13.5
	Frequency (MHz)	HE10	HE11		
	5955~5415	13.5	12.5		
	6435~6525	13.5	12.5		
	6535~6855	13	12.5		
6875~7115	13	12.5			
802.11ax 40MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	16	15	15	15
	6435~6525	16	15	15	15
	6535~6855	16	15	15	15
	6875~7115	16	15	15	15
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	14.5	14.5	13.5	13.5
	6435~6525	14.5	14.5	13.5	13.5
	6535~6855	14.5	14.5	13.5	13.5

	6875~7115	14.5	14.5	13.5	13.5
	Frequency (MHz)	HE10	HE11		
	5955~5415	13	12		
	6435~6525	13	12		
	6535~6855	13	12		
	6875~7115	13	12		
802.11ax 80MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	16	15	15	15
	6435~6525	16	15	15	15
	6535~6855	16	15	15	15
	6875~7115	16	15	15	15
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	14.5	14.5	13.5	13.5
	6435~6525	14.5	14.5	13.5	13.5
	6535~6855	14.5	14.5	13.5	13.5
	6875~7115	14.5	14.5	13.5	13.5
	Frequency (MHz)	HE10	HE11		
	5955~5415	13	12		
	6435~6525	13	12		
	6535~6855	13	12		
	6875~7115	13	12		

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

**Sensitivity, tolerance  $\pm 2$  dB, OFDM modulation PER  $\leq 10\%$**

802.11ax_20MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-88	HE6	-71
	HE1	-86	HE7	-68
	HE2	-84	HE8	-66
	HE3	-83	HE9	-62
	HE4	-77	HE10	-57
	HE5	-73	HE11	-55
	HE5	-73	HE11	-54
802.11ax_40MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-86	HE6	-68
	HE1	-84	HE7	-67
	HE2	-81	HE8	-63
	HE3	-78	HE9	-62

	HE4	-74	HE10	-68
	HE5	-70	HE11	-53
802.11ax_80MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-83	HE6	-65
	HE1	-80	HE7	-63
	HE2	-77	HE8	-60
	HE3	-74	HE9	-59
	HE4	-71	HE10	-55
	HE5	-66	HE11	-51
	Maximum Input Level	802.11ax : -30dBm		

## 4. Bluetooth Specification

### 4.1 Bluetooth Specification

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C


Feature	Description
<b>General Specification</b>	
Bluetooth Standard	BDR 、 EDR(1Mbps & 2Mbps) 、 LE(1Mbps) 、 2LE(2Mbps)
Host Interface	UART
Frequency Band	2402 MHz ~ 2480 MHz
Number of Channels	79 channels for classic 、 40 channels for BLE
Modulation	GFSK, $\pi/4$ -DQPSK, 8DPSK
<b>RF Specification</b>	
<b>Output Power , tolerance <math>\pm 1.5</math> dB</b>	
	<b>CL1 (dBm)</b>
BDR Output Power	7
EDR Output Power	6
BLE Output Power	7
<b>Sensitivity, tolerance <math>\pm 1.5</math> dB</b>	
Sensitivity @ BER=0.1% for GFSK (1Mbps)	-90 dBm
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)	-89 dBm
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)	-84 dBm
Sensitivity @ PER=30.8% for LE (1Mbps)	-90 dBm
Sensitivity @ PER=30.8% for 2LE (2Mbps)	-90 dBm
Maximum Input Level	GFSK (1Mbps):-20dBm
	$\pi/4$ -DQPSK (2Mbps) :-20dBm
	8DPSK (3Mbps) :-20dBm

Note\* : The Bluetooth BDR output power is able to be configured by firmware (hcd file).

# 5. Pin Definition

## 5.1 Pin Outline

<TOP VIEW>




## 5.2 Pin Assignment

NO	Name	Type	Description
1	GND	—	Ground connections
2	WL_BT_ANT	I/O	RF I/O port
3	GND	—	Ground connections
4	GND	—	Ground connections
5	GND	—	Ground connections
6	BT_WAKE	I	HOST wake-up Bluetooth device
7	BT_HOST_WAKE	O	Bluetooth device to wake-up HOST
8	GND	—	Ground connections
9	VBAT	P	Main power voltage source input
10	XTAL_IN	I	Crystal input
11	XTAL_OUT	O	Crystal output
12	WL_REG_ON	I	Power up/down internal regulators used by WiFi section
13	WL_HOST_WAKE	O	WLAN to wake-up HOST
14	SDIO_DATA_2	I/O	SDIO data line 2
15	SDIO_DATA_3	I/O	SDIO data line 3
16	SDIO_DATA_CMD	I/O	SDIO command line
17	SDIO_DATA_CLK	I/O	SDIO clock line
18	SDIO_DATA_0	I/O	SDIO data line 0
19	SDIO_DATA_1	I/O	SDIO data line 1
20	GND	—	Ground connections
21	ASR_VLX	O	Internal Analog Buck voltage generation pin
22	VDDIO	P	I/O Voltage supply input
23	ABUCK_1P12	I	Internal Analog Buck voltage generation pin
24	LPO	I	External Low Power Clock input (32.768KHz)
25	PCM_OUT	O	PCM Data output
26	PCM_CLK	I/O	PCM clock
27	PCM_IN	I	PCM data input
28	PCM_SYNC	I/O	PCM sync signal
29	NC	—	Floating(Don't connected to ground)
30	GND	—	Ground connections
31	GND	—	Ground connections
32	GND	—	Ground connections
33	GND	—	Ground connections
34	BT_REG_ON	I	Power up/down internal regulators used by BT section

35	WL_GPIO_4	I/O	This pin can be programmed to be a GPIO, or the GCI external coexistence interface.
36	GND	—	Ground connections
37	WL_GPIO_1	I/O	This pin can be programmed to be a GPIO, or the GCI external coexistence interface.
38	WL_GPIO_2	I/O	This pin can be programmed to be a GPIO, or the GCI external coexistence interface.
39	WL_GPIO_3	I/O	This pin can be programmed to be a GPIO, or the GCI external coexistence interface.
40	GND	—	Ground connections
41	UART_RTS_N	O	Bluetooth UART interface
42	UART_TXD	O	Bluetooth UART interface
43	UART_RXD	I	Bluetooth UART interface
44	UART_CTS_N	I	Bluetooth UART interface
45	NC	—	Floating(Don't connected to ground)
46	NC	—	Floating(Don't connected to ground)
47	BT_CLK_REQ	I/O	This pin can be programmed to be a GPIO, or the GCI external coexistence interface.
48	GND	—	Ground connections
49	GND	—	Ground connections
50	GND	—	Ground connections
51	GND	—	Ground connections

# 6. Dimensions


## 6.1 Module Dimensions





## 6.2 Recommended footprint

### <TOP VIEW>



unit : mm

- Solder paste layer design is generally the same as recommended footprint.  
(錫膏層設計通常建議和焊墊尺寸相同)
- If soldering quality with good wetting on upright side is essential for PQC, how to optimize the aperture design in the stencil to adjust the amount of solder paste would be crucial.  
In addition, a kind of stencil design with stepped thickness in partial area would be considered if the thickness of stencil is about 0.1mm or thinner. Please optimize the stencil design by manufacture engineer or contact AMPAK FAE for assistance.  
(如果模組吃錫品質考量側面爬錫，如何優化鋼網開孔設計以調整適當的錫膏量是非常重要的。尤其鋼網的厚度大約是 0.1mm 或更薄時，可考慮局部加厚鋼網的設計。請諮詢製程工程師以優化鋼網的設計,或是聯絡正基科技技術支持團隊).

## 7. External clock reference

### External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	+/-25	ppm
Duty cycle	30 - 70	%
Input signal amplitude	1.8±0.09	V
Signal type	Square-wave or sine-wave	-
Input impedance	>100k <5	$\Omega$ pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz
Output high voltage	0.7V <sub>io</sub> - V <sub>io</sub>	V

### External 59.97MHz X'TAL characteristics

Parameter	Specification	Units
Nominal frequency - F <sub>0</sub>	59.97	MHz
Frequency Tolerance - $\Delta F / F_0$ (At 25°C +/- 3°C)	+/- 7	ppm
Operation Temperature Range - Topr	-30 ~ + 85	°C
Freq. Stability(over operating temperature) - TC Ref. to 25°C	+/- 10	ppm
Load capacitance - CL	8	pF
Equivalent Series Resistance – ESR	Max. 50	$\Omega$
Drive Level - DL	Typ. 50, Max. 100	$\mu$ W
Insulation resistance – IR At 100Vdc	Min. 500	M $\Omega$


## 8. Host Interface Timing Diagram

### 8.1 Power-up Sequence Timing Diagram

The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.

Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing value indicated are minimum required values: longer delays are also acceptable.


- **WL\_REG\_ON:** Used by the PMU to power up or power down the internal regulators used by the WLAN section. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- **BT\_REG\_ON:** Used by the PMU to power up or power down the internal regulators used by the BT section. Low asserting reset for Bluetooth. This pin has no effect on WLAN and does not control any PMU functions. This pin must be driven high or low (not left floating).



**\*Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 microseconds/V.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN=ON, Bluetooth=ON



**\*Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 microseconds/V.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN=OFF, Bluetooth=OFF



**\*Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 microseconds/V.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

**WLAN=ON, Bluetooth=OFF**



**WLAN=OFF, Bluetooth=ON**



## 8.2 SDIO Interface Description


The module supports SDIO version 3.0 for all 1.8V 4-bit UHSI speeds: SDR50(100 Mbps),SDR104(208MHz) and DDR50(50MHz, dual rates). It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

### SDIO Pin Description

SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line


## SDIO Default Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum <math>V_{IH}</math> and maximum <math>V_{IL}</math><sup>b</sup>)</b>					
Frequency – Data Transfer mode	$f_{PP}$	0	–	25	MHz
Frequency – Identification mode	$f_{OD}$	0	–	400	kHz
Clock low time	$t_{WL}$	10	–	–	ns
Clock high time	$t_{WH}$	10	–	–	ns
Clock rise time	$t_{TLH}$	–	–	10	ns
Clock low time	$t_{THL}$	–	–	10	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	$t_{ISU}$	5	–	–	ns
Input hold time	$t_{IH}$	5	–	–	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time – Data Transfer mode	$t_{ODLY}$	0	–	14	ns
Output delay time – Identification mode	$t_{ODLY}$	0	–	50	ns

- a. Timing is based on  $CL \leq 40pF$  load on CMD and Data.  
 b.  $\min(V_{IH}) = 0.7 \times V_{DDIO}$  and  $\max(V_{IL}) = 0.2 \times V_{DDIO}$ .

## SDIO High Speed Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (all values are referred to minimum <math>V_{IH}</math> and maximum <math>V_{IL}</math><sup>b</sup>)</b>					
Frequency – Data Transfer Mode	$f_{PP}$	0	–	50	MHz
Frequency – Identification Mode	$f_{OD}$	0	–	400	kHz
Clock low time	$t_{WL}$	7	–	–	ns
Clock high time	$t_{WH}$	7	–	–	ns
Clock rise time	$t_{TLH}$	–	–	3	ns
Clock low time	$t_{THL}$	–	–	3	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup Time	$t_{ISU}$	6	–	–	ns
Input hold Time	$t_{IH}$	2	–	–	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time – Data Transfer Mode	$t_{ODLY}$	–	–	14	ns
Output hold time	$t_{OH}$	2.5	–	–	ns
Total system capacitance (each line)	CL	–	–	40	pF

a. Timing is based on  $CL \leq 40$  pF load on CMD and Data.

b.  $\min(V_{IH}) = 0.7 \times V_{DDIO}$  and  $\max(V_{IL}) = 0.2 \times V_{DDIO}$ .


## SDIO Bus Timing Specifications in SDR Modes

### Clock timing (SDR Modes)



Parameter	Symbol	Minimum	Maximum	Unit	Comments
–	$t_{CLK}$	40	–	ns	SDR12 mode
		20	–	ns	SDR25 mode
		10	–	ns	SDR50 mode
		4.8	–	ns	SDR104 mode
–	$t_{CR}, t_{CF}$	–	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00$ ns (max) @100 MHz, $C_{CARD} = 10$ pF $t_{CR}, t_{CF} < 0.96$ ns (max) @208 MHz, $C_{CARD} = 10$ pF
Clock duty	–	30	70	%	–


### SDIO Bus Input timing (SDR Modes)



Symbol	Minimum	Maximum	Unit	Comments
<b>SDR104 Mode</b>				
$t_{IS}$	1.4	–	ns	$C_{CARD} = 10$ pF, VCT = 0.975V
$t_{IH}$	0.80	–	ns	$C_{CARD} = 5$ pF, VCT = 0.975V
<b>SDR50 Mode</b>				
$t_{IS}$	3.00	–	ns	$C_{CARD} = 10$ pF, VCT = 0.975V
$t_{IH}$	0.80	–	ns	$C_{CARD} = 5$ pF, VCT = 0.975V




SDIO Bus output timing (SDR Modes up to 100MHz)



Symbol	Minimum	Maximum	Unit	Comments
$t_{ODLY}$	-	7.5	ns	$t_{CLK} \geq 10$ ns $C_L = 30$ pF using driver type B for SDR50
$t_{ODLY}$	-	14.0	ns	$t_{CLK} \geq 20$ ns $C_L = 40$ pF using for SDR12, SDR25
$t_{OH}$	1.5	-	ns	Hold time at the $t_{ODLY}$ (min) $C_L = 15$ pF


Card output timing (SDR Modes 100MHz to 208MHz)




Symbol	Minimum	Maximum	Unit	Comments
$t_{OP}$	0	2	UI	Card output phase
$\Delta t_{OP}$	-350	+1550	ps	Delay variation due to temp change after tuning
$t_{ODW}$	0.60	-	UI	$t_{ODW}=2.88$ ns @208 MHz

- $\Delta t_{OP} = +1550$  ps for junction temperature of  $\Delta t_{OP} = 90$  degrees during operation
- $\Delta t_{OP} = -350$  ps for junction temperature of  $\Delta t_{OP} = -20$  degrees during operation
- $\Delta t_{OP} = +2600$  ps for junction temperature of  $\Delta t_{OP} = -20$  to  $+125$  degrees during operation

**$\Delta t_{OP}$  Consideration for Variable Data Window (SDR 104 Mode)**




## SDIO Bus Timing Specifications in DDR50 Mode



Parameter	Symbol	Minimum	Maximum	Unit	Comments
–	$t_{CLK}$	20	–	ns	DDR50 mode
–	$t_{CR}, t_{CF}$	–	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00$ ns (max) @50 MHz, $C_{CARD} = 10$ pF
Clock duty	–	45	55	%	–

## Data Timing




Parameter	Symbol	Minimum	Maximum	Unit	Comments
<b>Input CMD</b>					
Input setup time	$t_{ISU}$	6	–	ns	$C_{CARD} < 10$ pF (1 Card)
Input hold time	$t_{IH}$	0.8	–	ns	$C_{CARD} < 10$ pF (1 Card)
<b>Output CMD</b>					
Output delay time	$t_{ODLY}$	–	13.7	ns	$C_{CARD} < 30$ pF (1 Card)
Output hold time	$t_{OH}$	1.5	–	ns	$C_{CARD} < 15$ pF (1 Card)
<b>Input DAT</b>					
Input setup time	$t_{ISU2x}$	3	–	ns	$C_{CARD} < 10$ pF (1 Card)
Input hold time	$t_{IH2x}$	0.8	–	ns	$C_{CARD} < 10$ pF (1 Card)
<b>Output DAT</b>					
Output delay time	$t_{ODLY2x}$	–	7.5	ns	$C_{CARD} < 25$ pF (1 Card)
Output hold time	$t_{ODLY2x}$	1.5	–	ns	$C_{CARD} < 15$ pF (1 Card)

### 8.3 PCM Interface Description

The PCM Interface on the AP6281 can connect to linear PCM Codec devices in master or slave mode. In master mode, the AP6281 generates the PCM\_CLK and PCM\_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the AP6281. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

#### Short Frame Sync, Master Modem

PCM Timing Diagram (Short Frame Sync, Master Mode)




PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		–	12	MHz
2	PCM bit clock low	41	–	–	ns
3	PCM bit clock high	41	–	–	ns
4	PCM_SYNC delay	0	–	25	ns
5	PCM_OUT delay	0	–	25	ns
6	PCM_IN setup	8	–	–	ns
7	PCM_IN hold	8	–	–	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	–	25	ns

## Short Frame Sync, Slave Mode

### PCM Timing Diagram (Short Frame Sync, Slave Mode)




### PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	12	MHz
2	PCM bit clock low	41	–	–	ns
3	PCM bit clock high	41	–	–	ns
4	PCM_SYNC setup	8	–	–	ns
5	PCM_SYNC hold	8	–	–	ns
6	PCM_OUT delay	0	–	25	ns
7	PCM_IN setup	8	–	–	ns
8	PCM_IN hold	8	–	–	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	–	25	ns

## Long Frame Sync, Master Mode

### PCM Timing Diagram (Long Frame Sync, Master Mode)




### PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	12	MHz
2	PCM bit clock low	41	–	–	ns
3	PCM bit clock high	41	–	–	ns
4	PCM_SYNC delay	0	–	25	ns
5	PCM_OUT delay	0	–	25	ns
6	PCM_IN setup	8	–	–	ns
7	PCM_IN hold	8	–	–	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	–	25	ns

## Long Frame Sync, Slave Mode

### PCM Timing Diagram (Long Frame Sync, Slave Mode)




### PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	12	MHz
2	PCM bit clock low	41	–	–	ns
3	PCM bit clock high	41	–	–	ns
4	PCM_SYNC setup	8	–	–	ns
5	PCM_SYNC hold	8	–	–	ns
6	PCM_OUT delay	0	–	25	ns
7	PCM_IN setup	8	–	–	ns
8	PCM_IN hold	8	–	–	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	–	25	ns

## Short Frame Sync, Burst Mode

### PCM Burst Mode Timing (Receive Only, Short Frame Sync)




### PCM Burst Mode (Receive Only, Short Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	24	MHz
2	PCM bit clock low	20.8	–	–	ns
3	PCM bit clock high	20.8	–	–	ns
4	PCM_SYNC setup	8	–	–	ns
5	PCM_SYNC hold	8	–	–	ns
6	PCM_IN setup	8	–	–	ns
7	PCM_IN hold	8	–	–	ns



## Long Frame Sync, Burst Mode

### PCM Burst Mode Timing (Receive Only, Long Frame Sync)



### PCM Burst Mode (Receive Only, Long Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	24	MHz
2	PCM bit clock low	20.8	–	–	ns
3	PCM bit clock high	20.8	–	–	ns
4	PCM_SYNC setup	8	–	–	ns
5	PCM_SYNC hold	8	–	–	ns
6	PCM_IN setup	8	–	–	ns
7	PCM_IN hold	8	–	–	ns

## 8.4 UART Interface Description

The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 5.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification (Three-wire UART Transport Layer). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.


The UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within  $\pm 2\%$ .

### Example of Common Baud Rates

Desired Rate	Actual Rate	Error (%)
4000000	4000000	0.00
3692000	3692308	0.01
3000000	3000000	0.00
2000000	2000000	0.00
1500000	1500000	0.00
1444444	1454544	0.70
921600	923077	0.16
460800	461538	0.16
230400	230796	0.17
115200	115385	0.16
57600	57692	0.16
38400	38400	0.00
28800	28846	0.16
19200	19200	0.00
14400	14423	0.16
9600	9600	0.00


## UART Timing



## UART Timing Specifications

Ref	Characteristics	Min.	Typ.	Max.	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	-	-	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	-	-	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	-	-	0.5	Bit periods

## 9. Recommended Reflow Profile




1. Referred to IPC/JEDEC standard
2. Peak Temperature : <math><260^{\circ}\text{C}</math>(Time within  $5^{\circ}\text{C}$  of actual Peak Temperature 20-40 seconds)
3. Cycle of Reflow : 2 times max.
4. Adding Nitrogen ( $\text{N}_2$ ) to implement 2000ppm or less of oxygen concentration during reflow process is recommended.
5. If the shelf time is exceeded, be sure baking step to remove the moisture from the component


# 10. Package Information

## 10.1 Label









Label A → Anti-static and humidity notice










Label B → MSL caution / Storage Condition

	<b>Caution</b> This bag contains <b>MOISTURE-SENSITIVE DEVICES</b>	LEVEL <input type="text"/>
<small>If blank, see adjacent bar code label</small>		
<ol style="list-style-type: none"> <li>Calculated shelf life in sealed bag: 12 months at &lt;40°C and &lt;90% relative humidity (RH)</li> <li>Peak package body temperature: _____ °C <small>If blank, see adjacent bar code label</small></li> <li>After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be             <ol style="list-style-type: none"> <li>Mounted within: _____ hours of factory conditions <small>If blank, see adjacent bar code label</small> ≤30°C/60% RH, or</li> <li>Stored per J-STD-033</li> </ol> </li> <li>Devices require bake, before mounting, if:             <ol style="list-style-type: none"> <li>Humidity Indicator Card reads &gt;10% for level 2a - 5a devices or &gt;60% for level 2 devices when read at 23 ± 5°C</li> <li>3a or 3b are not met</li> </ol> </li> <li>If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure</li> </ol>		
Bag Seal Date: _____ <small>If blank, see adjacent bar code label</small>		
<small>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</small>		


Label C → Inner box label .

PO:	
AMK DEVICE:	
PKG S/N:	 9PKGYYMDDNNNNN
Model Name:	 APXXXXXXXX (R3HF)
P/N:	 99X-XXX-XXXXR
Quantity:	 QQQQ
Date Code:	 YYWW
Lot Code:	 XXXXXXXXXX







Label D → Carton box label .


AMPAK Technology Inc.	
PO:	
AMK DEVICE:	
Model Name:	 APXXXXXXXX (R3HF)
Part No.:	 99X-XXX-XXXXR
Quantity:	 QQQQ
Lot D/C:	 XXXXXXXXXX YYWW QQQQ
Manufacture:	 YYYY/MM/DD

## 10.2 Dimension



1. 10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness:  $0.30 \pm 0.05$  mm.
6. Component load per 13" reel : 1000 pcs





### 10.3 MSL Level / Storage Condition







**Caution**  
This bag contains  
**MOISTURE-SENSITIVE DEVICES**

LEVEL

4

If blank, see adjacent  
bar code label

1. Calculated shelf life in sealed bag: 12 months at  $<40^{\circ}\text{C}$  and  $<90\%$  relative humidity (RH)
2. Peak package body temperature: 250  $^{\circ}\text{C}$   
If blank, see adjacent bar code label
3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
  - a) Mounted within: 72 hours of factory conditions  
If blank, see adjacent bar code label  
 $\leq 30^{\circ}\text{C}/60\%$  RH, or
  - b) Stored per J-STD-033
4. Devices require bake, before mounting, if:
  - a) Humidity Indicator Card reads  $>10\%$  for level 2a-5a devices or  $>60\%$  for level 2 devices when read at  $23 \pm 5^{\circ}\text{C}$
  - b) 3a or 3b are not met.
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.

Bag Seal Date: \_\_\_\_\_  
If blank, see adjacent bar code label

Note: Level and body temperature defined by IPC/JEDEC J-STD-020